...
首页> 外文期刊>IEEE Transactions on Automatic Control >Ladder derived switched-current decimators and interpolators
【24h】

Ladder derived switched-current decimators and interpolators

机译:

获取原文
获取原文并翻译 | 示例
           

摘要

Switched-current elliptic decimators and interpolators based on bilinear-transformed low-sensitivity ladder structures are proposed. The combination of polyphase networks and doubly terminated ladder structures preserve low passband sensitivityand maximizes time for settling by operating at the lower sampling frequency. The decimators are derived via a domain multirate transformation procedure. Two different types of decimator architectures, finite-impulse response (FIR)-infinite-impulseresponse (IIR) cascade (FIC) and multiple feed-in (MFI) are presented and compared. The complementary IIR-FIR cascade (IFC) and multiple feed-out (MFO) interpolator structures are obtained by direct transposition, which avoids the need for redesign. Athird-order elliptic low-pass filter is used as prototype for deriving the decimators and interpolators. The circuits are verified by SCNAP4 and HSPICE simulations.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号