...
首页> 外文期刊>IEEE Transactions on Automatic Control >Novel topologies for time-interleaved delta-sigma modulators
【24h】

Novel topologies for time-interleaved delta-sigma modulators

机译:

获取原文
获取原文并翻译 | 示例
           

摘要

An elegant way to decrease the operation speed or equivalently to increase the conversion bandwidth of △∑ modulators is via exploitation the time-interleaving approach. Recently, we have proposed a novel method to obtain efficient architectures for time-interleaved △∑ modulators. In this paper, we extend this method to a sub-class of modulators containing cascaded integrators with weighted feedforward summation and cascaded integrators with distributed feedback as well as feedforward branch topologies. A new time-interleaving concept based on zero-insertion interpolation is also proposed, which eliminates the high-sampling-rate multiplexer at the input stage, resulting in a further significant simplification in hardware complexity. In this approach, the input signal is sampled at the operation frequency of the channels and applied only to the first channel, whereas all other channels are fed with zeros all the time. The low-pass filter at the output of the modulator serves two purposes: 1) it rejects the spectral replicas of the input signal and 2) it attenuates the out-of-band quantization noise.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号