Interprocessor Invocation on a NUMA Multiprocessor.

机译：NUma多处理器上的处理器间调用。

获取原文

页面导航

摘要
著录项
相似文献
相关主题

摘要

On a distributed shared memory machine, the problem of minimizing accesses to remote memory modules is crucial for obtaining high performance. We describe an object-based, parallel programming system called OSMIUM to support experiments with mechanisms for performing invocations on remote objects. The mechanisms we have studied include: non-cached access to remote memory, data migration, and function-shipping using an interprocessor invocation protocol (IIP). Our analyses and experiments indicate that IIP competes well with the alternatives, especially when the structure of user programs requires synchronized access to data structures. While these results are obtained on a NUMA multiprocessor, they are also applicable to systems that use hardware cache coherency techniques.(KR)

著录项

作者
Cox, A. L.; Fowler, R. J.; Veenstra, J. E.;
展开▼
作者单位

展开▼
年度 1990
页码 1-16
总页数 16
原文格式 PDF
正文语种 eng
中图分类工业技术;
关键词
Multiprocessors; Parallel processing; Computer programming; Data bases; Migration; Osmium; Distributed data processing; Synchronism; User needs; Synchronization(Electronics); Access control; IIP(Interprocessor Intervocation Protocol);

机译：多处理器;并行处理;计算机编程;数据库;迁移;锇;分布式数据处理;同步;用户需求;同步（电子）;访问控制; IIp（处理器间间隔协议）;

相似文献

外文文献
中文文献
专利

1. Improving runtime performance and energy consumption through balanced data locality with NUMA-BTLP and NUMA-BTDM static algorithms for thread classification and thread type-aware mapping [J] . International Journal of Computational Science and Engineering . 2020,第2a3期

机译：通过使用Numa-BTLP和NUMA-BTDM静态算法来提高运行时性能和能耗，用于线程分类和线程类型感知映射
2. NUMA-Caffe: NUMA-Aware Deep Learning Neural Networks [J] . Roy Probir, Song Shuaiwen Leon, Krishnamoorthy Sriram, ACM Transactions on Architecture and Code Optimization . 2018,第2期

机译：Numa-Caffe：Numa感知深度学习神经网络
3. NUMA, NUMA: THE LIFE AND AFTERLIFE OF THE SECONDKING OF ROMEUNIVERSITY OF MICHIGAN ANN ARBOR13–14 OCTOBER 2017 [J] . Celia Schultz Canadian Classical Bulletin . 2016,第10期

机译：NUMA，NUMA：密歇根安阿伯州罗马大学第二学年的生活和之后2017年10月13日至14日
4. OO-VR: NUMA Friendly Object-Oriented VR Rendering Framework For Future NUMA-Based Multi-GPU Systems [C] . Chenhao Xie, Fu Xin, Mingsong Chen, ACM/IEEE Annual International Symposium on Computer Architecture . 2019

机译：OO-VR：面向未来基于NUMA的多GPU系统的NUMA友好的面向对象的VR渲染框架
5. The NUMA page migration/page replication ASIC {lcub}NPMR{rcub}: A chip design to improve memory system performance in a Non-Uniform Memory Access (NUMA) multiprocessor system architecture. [D] . Kelly, Terence James. 2000

机译：NUMA页面迁移/页面复制ASIC {lcub} NPMR {rcub}：一种芯片设计，用于在非统一内存访问（NUMA）多处理器系统体系结构中提高内存系统性能。
6. Resistance to inhibitors of cholinesterase 8A catalyzes release of Gαi-GTP and nuclear mitotic apparatus protein (NuMA) from NuMA/LGN/Gαi-GDP complexes [O] . Gregory G. Tall, Alfred G. Gilman 2005

机译：对胆碱酯酶8A抑制剂的抗性催化从NuMA / LGN /Gαi-GDP复合物中释放Gαi-GTP和核有丝分裂器蛋白（NuMA）
7. Run-Time Monitoring of Concurrent Programs on the Cedar Multiprocessor.* [O] . Sanjay Sharma, Allen D. Malony, Michael W. Berry, 2014

机译：Cedar多处理器上并发程序的运行时监控。*

Interprocessor Invocation on a NUMA Multiprocessor.

摘要

著录项

相似文献

相关主题

期刊订阅