• 主题
高级搜索  >
历史搜索 清空历史
首页> 美国政府科技报告 >Aquarius IIU Node: The Caches, the Address Translation Unit, and the VME Bus Interface.
【24h】

Aquarius IIU Node: The Caches, the Address Translation Unit, and the VME Bus Interface.

机译：aquarius IIU节点：高速缓存，地址转换单元和VmE总线接口。

获取原文
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

This report describes the cache memory system of the Aquarius IIU node along with the address translation unit, and the VME interface. The Aquarius IIU node is designed for the parallel execution of Prolog. It is based on the VLSI-PLM Chip that runs the Warren Abstract Machine Instruction Set [STN87] (an intermediate language for Prolog). We have connected many of these nodes using a shared bus to form a multi, which has its own shared memory and snooping caches and is used as a backend Prolog engine to the host (SUN3/160). On every node, there are two controllers for data and instruction cache that cooperate to support Berkeley's snooping cache-lock state protocol, which minimizes bus traffic associated with locking blocks. The nodes share memory using the VME bus; the page faults and memory management are handled by the host. The components of the Aquarius IIU node have been simulated at the gate level.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号