• 主题
高级搜索  >
历史搜索 清空历史
首页> 美国政府科技报告 >Analysis and Design of CMOS Voltage-Folding Circuits and Their Use in High SpeedADCS
【24h】

Analysis and Design of CMOS Voltage-Folding Circuits and Their Use in High SpeedADCS

机译：CmOs电压折叠电路的分析与设计及其在高速aDCs中的应用

获取原文
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

This thesis provides a complete numerical analysis of a complementary metal oxidesemiconductor (CMOS) analog folding circuit architecture, which is comprised of a number of parallel folding stages connected to an output stage. The bias point (reference voltage at which input signal is to be folded) and differential input responses are determined analytically. Current source requirements are also determined to ensure that the transistors remain in saturation. Using the analysis, a design process for implementing the folding circuit as a preprocessor for an analog to digital converter (ADC) is developed. A folding circuit preprocessor for a 6-bit optimum symmetrical number system (SNS) ADC is designed using this process. The designed circuit output is numerically analyzed and compared with HSPICE simulation results to verify the design process. Transfer function results are evaluated numerically to examine the preprocessor performance. Decimation bands are utilized within the ADC to eliminate coding errors. The effects of fabrication process tolerances, which alter the metal oxide semiconductor field effect transistor (MOSFET) parameters used in the analysis and design of the circuit, are quantified using a four corner approach.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号