首页> 美国政府科技报告 >Fault Tolerant Microcomputer Based Alarm Annunciator for Dhruva Reactor
【24h】

Fault Tolerant Microcomputer Based Alarm Annunciator for Dhruva Reactor

机译:基于容错微机的Dhruva反应堆报警信号器

获取原文

摘要

The Dhruva alarm annunciator displays the status of 624 alarm points on an array of display windows using the standard ringback sequence. Recognizing the need for a very high availability, the system is implemented as a fault tolerant configuration. The annunciator is partitioned into three identical units; each unit is implemented using two microcomputers wired in a hot standby mode. In the event of one computer malfunctioning, the standby computer takes over control in a bouncefree transfer. The use of microprocessors has helped built-in flexibility in the system. The system also provides built-in capability to resolve the sequence of occurrence of events and conveys this information to another system for display on a CRT. This report describes the system features, fault tolerant organization used and the hardware and software developed for the annunciation function. (author). 8 figs. (Atomindex citation 20:008689)

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号