首页> 美国政府科技报告 >Beta: Behavioral Testability Analyzer and Its Application to High-Level TestGeneration and Synthesis for Testability
【24h】

Beta: Behavioral Testability Analyzer and Its Application to High-Level TestGeneration and Synthesis for Testability

机译:Beta:行为可测性分析器及其在高级测试生成和可测性综合中的应用

获取原文

摘要

In this thesis, a behavioral-level testability analysis approach is presented.This approach is based on analyzing the circuit behavioral description (similar to a C program) to estimate its testability by identifying controllable and observable circuit nodes. This information can be used by a test generator to gain better access to internal circuit nodes and to reduce its search space. The results of the testability analyzer can also be used to select test points or partial scan flip-flops in the early design phase. Based on selection criteria, a novel Synthesis for Testability approach call Test Statement Insertion (TSI) is proposed, which modifies the circuit behavioral description directly. Test Statement Insertion can also be used to modify circuit structural description to improve its testability. As a result, Synthesis for Testability methodology can be combined with an existing behavioral synthesis tool to produce more testable circuits.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号