首页> 美国政府科技报告 >A simple implementation of the Viterbi algorithm on the Motorola DSP56001

【24h】

A simple implementation of the Viterbi algorithm on the Motorola DSP56001

机译：在motorola Dsp56001上简单实现Viterbi算法

获取原文

页面导航

摘要
著录项
相似文献
相关主题

摘要

As systems designers design communication systems with digital rather than analog components to reduce noise and increase channel capacity, they must have the ability to perform traditional communication algorithms digitally. The use of trellis coded modulation as well as the extensive use of convolutional encoding for error detection and correction requires an efficient digital implementation of the Viterbi Algorithm for real time demodulation and decoding. Digital signal processors are now fast enough to implement Viterbi decoding in conjunction with the normal receiver/transmitter functions for lower speed channels on a single chip as well as performing fast decoding for higher speed channels, if the algorithm is implemented efficiently. The purpose of this paper is to identify a good way to implement the Viterbi Algorithm (VA) on the Motorola DSP56001, balancing performance considerations with speed and memory efficiency.

著录项

作者
Messer, Dion D.; Park, Sangil;
展开▼
作者单位

展开▼
年度 1990
页码 1-5
总页数 5
原文格式 PDF
正文语种 eng
中图分类工业技术;
关键词
ALGORITHMS; ERROR DETECTION CODES; MODULATION; PULSE COMMUNICATION; SIGNAL PROCESSING; TRELLIS CODING; VITERBI DECODERS; CHANNEL CAPACITY; DEMODULATION; NOISE REDUCTION; REAL TIME OPERATION; SIGNAL ANALYZERS;

机译：算法;错误检测代码;调制;脉冲通信;信号处理; TRELLIs CODING; VITERBI解码器;渠道容量;解调;减少噪音;实时操作;信号分析器;

相似文献

外文文献
中文文献
专利

1. FPGA implementation of logarithmic versions of Baum-Welch and Viterbi algorithms for reduced precision hidden Markov models [J] . Pietras M., Klesk P. Bulletin of the Polish Academy of Sciences. Technical Sciences . 2017,第6期

机译：FPGA实现BAUM-WELCH和Viterbi算法的对数形式，降低精密隐马尔可夫模型
2. Implementing EM and Viterbi algorithms for Hidden Markov Model in linear memory [J] . Alexander Churbanov, Stephen Winters-Hilt BMC Bioinformatics . 2008,第1期

机译：线性存储器中隐马尔可夫模型的EM和Viterbi算法实现
3. FPGA Implementation of High Speed and Low Power Viterbi Decoder Using Reverse Algorithm of Convolution Encoder [J] . Ramesh K, Sudha S Journal of computational and theoretical nanoscience . 2017,第12期

机译：FPGA使用卷积编码器的反向算法实现高速和低功耗维特比解码器
4. A secondary feature algorithm for pitch determination of speech signals and its implementation in real-time using a Motorola DSP56001 based system [C] . Varley, M.R., Simpson, . 1990

机译：用于语音信号音高确定的次要特征算法及其在基于Motorola DSP56001的系统上的实时实现
5. A hardware implementation of the soft output Viterbi algorithm for serially concatenated convolutional codes. [D] . Werling, Brett W. 2010

机译：串行级联卷积码的软输出维特比算法的硬件实现。
6. Implementing EM and Viterbi algorithms for Hidden Markov Model in linear memory [O] . Alexander Churbanov, Stephen Winters-Hilt 2008

机译：线性存储器中隐马尔可夫模型的EM和Viterbi算法实现
7. FPGA implementation of logarithmic versions of Baum-Welch and Viterbi algorithms for reduced precision hidden Markov models [O] . M. Pietras, P. Klęsk 2017

机译：FPGA实现BAUM-WELCH和Viterbi算法的对数形式，降低精密隐马尔可夫模型

A simple implementation of the Viterbi algorithm on the Motorola DSP56001

摘要

著录项

相似文献

相关主题

期刊订阅