首页> 外国专利> Approach for an area-efficient and scalable CMOS performance based on advanced silicon-on-insulator (SOI), silicon-on-sapphire (SOS) and silicon-on-nothing (SON) technologies

Approach for an area-efficient and scalable CMOS performance based on advanced silicon-on-insulator (SOI), silicon-on-sapphire (SOS) and silicon-on-nothing (SON) technologies

摘要

Device architectures for a Silicon-On-Insulator Metal-Oxide-Semiconductor-Field-Effect-Transistor (SOI-MOSFET) were defined. They incorporated configurations of Body-Tied-Source that drastically increased the conductance that an Impact-Ionizations current sees from the body of an SOI-MOSFET. This consequently permitted the SOI-MOSFET to effectively operate at far higher operating biases.

著录项

  • 公开/公告号US10714623B2

    专利类型

  • 公开/公告日2020.07.14

    原文格式PDF

  • 申请/专利权人 Ahmad Houssam Tarakji;

    申请/专利号US15731883

  • 发明设计人 Ahmad Houssam Tarakji;

    申请日2017.08.18

  • 分类号

  • 国家 US

  • 入库时间 2022-08-21 10:59:01

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号