SYNAPTIC RESISTORS FOR CONCURRENT PARALLEL SIGNAL PROCESSING, MEMORY AND LEARNING WITH HIGH SPEED AND ENERGY EFFICIENCY

• 1. 伽罗瓦域编码器中高速并行信号处理实现方法及装置 [P] . 中国专利： CN112953563A . 2021-06-11
• 2. 一种高速并行信号处理方法与装置 [P] . 中国专利： CN110808743B . 2020.11.06
• 3. Synaptic Resistors for Concurrent Parallel Signal Processing, Memory and Learning with High Speed and Energy Efficiency [P] . US2021406660A1 . 2021-12-30

  机译： 突触电阻，用于并发并行信号处理，存储器和高速和能效的学习

• 4. SYNAPTIC RESISTORS FOR CONCURRENT PARALLEL SIGNAL PROCESSING, MEMORY AND LEARNING WITH HIGH SPEED AND ENERGY EFFICIENCY [P] . 世界知识产权组织专利： WO2019147859A3 . 2019-09-06

  机译： 并行电阻信号处理，用于高速和高能效的并行并行信号处理，记忆和学习

• 5. SYNAPTICAL CHARACTERISTICS FOR GLOBAL PARAL SIGNAL PROCESSING, SPECIAL AND LEARNING WITH HIGH SCIENCE AND ENERGY EFFICIENCY [P] . EP3743946A4 . 2021-10-27

  机译： 全球对信号处理，特殊和高科学和能源效率学习的突触特征

• 1. Parallel Reinforcement Learning-Based Energy Efficiency Improvement for a Cyber-Physical System [J] . Teng Liu, Bin Tian, Yunfeng Ai, 自动化学报（英文版） . 2020,第002期
• 2. Parallel Reinforcement Learning-Based Energy Efficiency Improvement for a Cyber-Physical System [J] . Teng Liu, Bin Tian, Yunfeng Ai, 自动化学报：英文版 . 2020,第002期
• 3. Electroacupuncture improves learning and memory functions in a rat cerebral ischemia/reperfusion injury model through PI3K/Akt signaling pathway activation [J] . Hui-Ling Wang, Hong-Xia Feng, Wei Zhao, 中国神经再生研究（英文版） . 2021,第006期
• 4. Electro-acupuncture therapy to improve spatial learning and memory in APPswe/ PS1dE9 transgenic mice through the inhibition of the TLR4/MyD88 signaling pathway [J] . Menghan Lu, Ning Ding, Xin Wang, 中医科学杂志（英文） . 2019,第002期
• 5. Synaptic Resistors for Concurrent Inference and Learning with High Energy Efficiency [J] . Danesh Cameron D., Shaffer Christopher M., Nathan Dhruva, Advanced Materials . 2019,第18期
• 6. Signal Processing Foundations for Time-Based Signal Representations: Neurobiological Parallels to Engineered Systems Designed for Energy Efficiency or Hardware Simplicity [J] . Sevuktekin Noyan C., Varshney Lay R., Hanumolu Pavan K., IEEE Signal Processing Magazine . 2019,第6期
• 7. ACTIVE PARALLEL-RESISTOR-INDUCTOR WITH ELECTRONIC CONTROLLABILITY FOR ANALOG SIGNAL PROCESSING [J] . Prungsak Auttaphut Far East Journal of Electronics and Communications . 2015,第2期
• 8. Domain Wall Memory based Digital Signal processors for area and energy-efficiency [C] . Jinil Chung, Ramclam Kenneth, Jongsun Park, ACM/EDAC/IEEE Design Automation Conference . 2015
• 9. Memory reference reduction and exploit parallelism for DSP and communication algorithms and systems implementations on digital signal processor [D] . Tang, Yiyan 2005
• 10. Nuclear respiratory factor 2 regulates the expression of the same NMDA receptor subunit genes as NRF-1: Both factors act by a concurrent and parallel mechanism to couple energy metabolism and synaptic transmission [O] . Anusha Priya, Kaid Johar, Margaret Wong-Riley -1
• 11. Process-Independent Resistor Temperature-Coefficients using Series/Parallel and Parallel/Series Composite Resistors [O] . 2008

• 1. Multi-channel Logical Circuit Module Used for High-speed, Low Amplitude Signal Processing and QDC Gate Signal Generation [J] . . 近代物理研究所和兰州重离子加速器实验室年报：英文版 . 2000,第1期
• 2. 太赫兹通信中高速数字信号处理并行化算法研究 [C] . 郝鑫 ,Hao Xin ,汪朝晖 . 第三届全国太赫兹科学技术与应用学术交流会 . 2016
• 3. 并行化高速侦察信号处理技术研究 [A] . 赵奇 . 2020