Processor with reconfigurable algorithm pipeline kernel and algorithmic match assembly line compiler

• 1. 具有可重新配置的算法流水线核和算法匹配流水线编译器的处理器 [P] . 中国专利： CN108885543A . 2018-11-23
• 2. 处理器和流水线重配置控制方法 [P] . 中国专利： CN1716184A . 2006-01-04
• 3. PROCESSOR WITH RECONFIGURABLE ALGORITHMIC PIPELINED CORE AND ALGORITHMIC MATCHING PIPELINED COMPILER. [P] . MX2018009255A . 2019-03-18

  机译： 具有可重新配置算法管道的处理器和算法匹配管道的编译器。

• 4. PROCESSOR WITH RECONFIGURABLE ALGORITHMIC PIPELINED CORE AND ALGORITHMIC MATCHING PIPELINED COMPILER [P] . PH12018501591A1 . 2019-04-08

  机译： 具有可重新配置算法流水线内核和算法匹配流水线编译器的处理器

• 5. PROCESSOR WITH RECONFIGURABLE ALGORITHMIC PIPELINED CORE AND ALGORITHMIC MATCHING PIPELINED COMPILER [P] . 欧洲知识产权局专利： EP3408737A4 . 2019-09-11

  机译： 具有可重新配置算法流水线内核和算法匹配流水线编译器的处理器

• 1. Image processing algorithm acceleration using reconfigurable macro processor model [J] . 孙广富, 陈华明, 卢焕章 系统工程与电子技术（英文版） . 2004,第002期
• 2. Improved hearing in noise using new signal processing algorithms with the Cochlear™Nucleus® 6 sound processor [J] . Jan Gilden, Kristen Lewis, Ginger Grant, 中华耳科学杂志（英文版） . 2015,第002期
• 3. Fast and processor efficient parallel matrix multiplication algorithms on a linear array with a reconfigurable pipelined bus system [J] . Keqin Li, Yi Pan IEEE Transactions on Parallel and Distributed Systems . 1998,第8期
• 4. Reconocimiento de micro partculas de polen con algoritmos de procesamiento de imgenes implementados en dispositivos reconfigurables - Recognition of pollen micro particles with image processing algorithms implemented in reconfigurable devices [J] . Juan Manuel Ruiz Varela, Susana Ortega Cisneros, Adrian Pedroza de la Crz, RECIBE . 2016,第2期
• 5. An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system [J] . Min He, Xiaolong Wu, Si Qing Zheng Computers and Electrical Engineering . 2009,第6期
• 6. An Improved FPGAs-Based Loop Pipeline Scheduling Algorithm for Reconfigurable Compiler [C] . Zhenhua Guo, Yanxia Wu, Guoyin Zhang, International symposium on advanced parallel processing technologies . 2013
• 7. A pipelined array architecture for motion estimation in H.264/AVC and mapping multiple algorithms into a reconfigurable systolic array [D] . Jin, Wei 2008
• 8. Formal Medical Knowledge Representation Supports Deep Learning Algorithms Bioinformatics Pipelines Genomics Data Analysis and Big Data Processes [O] . Ferdinand Dhombres, Jean Charlet 2019
• 9. Fast and processor efficient parallel matrix multiplication algorithms on a linear array with a reconfigurable pipelined bus system [O] . Keqin Li, Senior Member, Yi Pan, 1998
• 10. Optimization of Cyclostationary Signal Processing Algorithms Using Multiple Field Programmable Gate Arrays on the SRC-6 Reconfigurable Computer [R] . Simon, W. A. 2009

• 1. Performance comparison of several optimization algorithms in matched field inversion [J] . ZOU Shixin YANG Kun-de MA Yuanliang (Northwestern Polytechnic University Xi’an 710072 China) . 声学技术 . 2004,第S1期
• 2. Optimization of Processing Parameters of Power Spinning for Bushing Based on Neural Network and Genetic Algorithms [J] . Junsheng Zhao ,Yuantong Gu ,Zhigang Feng . 北京理工大学学报：英文版 . 2019,第3期
• 3. Compressive Sensing Algorithms for Signal Processing Applications: A Survey [J] . Mohammed M. Abo-Zahhad ,Aziza I. Hussein ,Abdelfatah M. Mohamed . 通讯、网络与系统学国际期刊（英文） . 2015,第6期
• 4. 分布式混合流水线调度问题的改进双层嵌套式遗传算法 [C] . LIU Chuang ,刘闯 ,YU Zhong-qing . 第五届全国现代制造集成技术学术会议 . 2018
• 5. 多核处理器映射关键技术研究——流水线型调度与映射集成算法研究 [A] . 马明泽 . 2013