首页>
外国专利>
Generating clock signals for a cycle accurate, cycle reproducible FPGA based hardware accelerator
Generating clock signals for a cycle accurate, cycle reproducible FPGA based hardware accelerator
展开▼
机译：生成时钟信号，以实现基于周期的，可重复的基于FPGA的FPGA硬件加速器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method, system and computer program product are disclosed for generating clock signals for a cycle accurate FPGA based hardware accelerator used to simulate operations of a device-under-test (DUT). In one embodiment, the DUT includes multiple device clocks generating multiple device clock signals at multiple frequencies and at a defined frequency ratio; and the FPG hardware accelerator includes multiple accelerator clocks generating multiple accelerator clock signals to operate the FPGA hardware accelerator to simulate the operations of the DUT. In one embodiment, operations of the DUT are mapped to the FPGA hardware accelerator, and the accelerator clock signals are generated at multiple frequencies and at the defined frequency ratio of the frequencies of the multiple device clocks, to maintain cycle accuracy between the DUT and the FPGA hardware accelerator. In an embodiment, the FPGA hardware accelerator may be used to control the frequencies of the multiple device clocks.
展开▼
