首页> 外国专利> Method and system for performing incremental post layout simulation with layout edits

Method and system for performing incremental post layout simulation with layout edits

机译:通过布局编辑执行增量后期布局仿真的方法和系统

摘要

An improved method, system, and computer program product to perform post-layout simulation of an electronic design is provided. According to one approach, a circuit design is divided into multiple partitions for simulation. Simulation is then performed using the established partitions and results are obtained for the different partitions. When any layout editing occurs, identification can be made of any partitions that have been affected by the editing. The affected partitions are re-processed for simulation. The unaffected partitions do not necessarily need to be reprocessed.
机译:提供了一种用于执行电子设计的布局后仿真的改进的方法,系统和计算机程序产品。根据一种方法,电路设计被分为多个分区以进行仿真。然后使用已建立的分区执行仿真,并获得不同分区的结果。进行任何布局编辑时,都可以标识出受编辑影响的任何分区。受影响的分区将重新处理以进行仿真。不受影响的分区不一定需要重新处理。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号