首页> 外国专利> A DUAL PROCESSOR MULTI-FPGA BASED ELECTRONIC DEVICE INTEGRATED WITH MULTIPLE HIGH SPEED DETERMINISTIC COMMUNICATION INTERFACES FOR TIME CRITICAL CONTROL APPLICATIONS

A DUAL PROCESSOR MULTI-FPGA BASED ELECTRONIC DEVICE INTEGRATED WITH MULTIPLE HIGH SPEED DETERMINISTIC COMMUNICATION INTERFACES FOR TIME CRITICAL CONTROL APPLICATIONS

机译:集成有多个高速确定性通信接口的基于双处理器多FPGA的电子设备,用于时间关键控制应用

摘要

The subject matter disclosed herein relates to a system to realize time critical control applications, which require time bound data acquisition and processing as well as deterministic data exchange, with a device comprising of dual processors integrated with multiple Field Programmable Gate Arrays (FPGAs). A distributed scheduling of control and communication tasks under the various processing components in the device spread over three sub devices ensures true execution of time critical layered control tasks with deterministic communication effectively. Each of the sub devices is engaged in executing specific tasks of the control functions which include data pre-processing, distributed data communication, process control, etc. The individual sub devices communicate in a deterministic manner so that the data from any sub device or a remote device is ensured in determined time for executing time critical control actions effectively.
机译:本文公开的主题涉及一种用于实现时间关键控制应用的系统,该系统要求时间限制数据的获取和处理以及确定性数据交换,并且该设备包括与集成有多个现场可编程门阵列(FPGA)的双处理器的设备。分布在三个子设备上的设备中各种处理组件下的控制和通信任务的分布式调度,确保有效执行具有确定性通信的时间关键的分层控制任务。每个子设备都参与执行控制功能的特定任务,包括数据预处理,分布式数据通信,过程控制等。各个子设备以确定性的方式进行通信,以便来自任何子设备或子设备的数据。确保远程设备在确定的时间内有效执行对时间要求严格的控制动作。

著录项

  • 公开/公告号IN201731010774A

    专利类型

  • 公开/公告日2018-09-28

    原文格式PDF

  • 申请/专利权人

    申请/专利号IN201731010774

  • 申请日2017-03-27

  • 分类号G01S7/00;G06F13/36;G06F13/00;

  • 国家 IN

  • 入库时间 2022-08-21 12:52:00

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号