首页> 外国专利> DYNAMIC FREQUENCY BOOSTING EXPLOITING PATH DELAY VARIABILITY IN INTEGRATED CIRCUITS

DYNAMIC FREQUENCY BOOSTING EXPLOITING PATH DELAY VARIABILITY IN INTEGRATED CIRCUITS

机译:集成电路中的动态频率提升探索路径延迟变异性

摘要

The disclosure is directed to the design and manufacture of synchronous digital systems, such as integrated circuits (IC), to employ dynamic frequency boosting. The proposed technique overcomes limitations of conventional synchronous clock design by boosting operating clock frequency despite critical path time constraints and without violating the correct functionality. In accordance with an exemplary embodiment, ICs are configured to set the clock frequency during each state event by selecting a more optimum clock frequency, on a clock cycle basis, thus improving system performance in terms of throughput while maintaining the benefits and design approach of synchronous digital systems.
机译:本公开针对采用动态频率提升的同步数字系统(例如集成电路(IC))的设计和制造。所提出的技术通过在关键路径时间限制的情况下提高工作时钟频率而克服了常规同步时钟设计的局限性,并且没有违反正确的功能。根据示例性实施例,IC被配置为通过在时钟周期的基础上通过选择更好的时钟频率来设置每个状态事件期间的时钟频率,从而在吞吐量方面提高系统性能,同时保持同步的好处和设计方法。数字系统。

著录项

  • 公开/公告号US2018096086A1

    专利类型

  • 公开/公告日2018-04-05

    原文格式PDF

  • 申请/专利权人 NIKOLAOS ZOMPAKIS;

    申请/专利号US201715644760

  • 发明设计人 NIKOLAOS ZOMPAKIS;

    申请日2017-07-08

  • 分类号G06F17/50;

  • 国家 US

  • 入库时间 2022-08-21 13:00:05

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号