Pipeline depth exploration in a register transfer level design description of an electronic circuit

• 1. 自动在寄存器传输级设计文件中插入特定代码的方法及装置 [P] . 中国专利： CN112364580A . 2021-02-12
• 2. 自动在寄存器传输级设计文件中插入特定代码的方法及装置 [P] . 中国专利： CN112364581A . 2021-02-12
• 3. Method and system for pipeline depth exploration in a register transfer level design description of an electronic circuit [P] . 英国专利： GB2523188A . 2015-08-19

  机译： 在电子电路的寄存器传输级设计描述中进行管线深度探索的方法和系统

• 4. PIPELINE DEPTH EXPLORATION IN A REGISTER TRANSFER LEVEL DESIGN DESCRIPTION OF AN ELECTRONIC CIRCUIT [P] . 美国专利： US2015234968A1 . 2015-08-20

  机译： 电子电路的寄存器传输级设计中的管道深度探索

• 5. Method and system for pipeline depth exploration in a register transfer level design description of an electronic circuit [P] . 英国专利： GB201402849D0 . 2014-04-02

  机译： 在电子电路的寄存器传输级设计描述中进行管线深度探索的方法和系统

• 1. Digital Pulse Width Modulation Control in Power Electronic Circuits Design [J] . Hsu Myat Tin Swe, Hla Myo Tun, Maung Maung Latt 电力能源（英文） . 2020,第004期
• 2. Ultra-Low Power Pipeline Structure Exploiting Noncritical Stage with Circuit-Level Timing Speculation [J] . Ya-Juan He, Ping Luo, Yan-Ming He, 电子科技学刊：英文版 . 2013,第003期
• 3. A Nonscan Design-for-Testability Method for Register-Transfer-Level Circuits to Guarantee Linear-Depth Time Expansion Models [J] . Fujiwara H., Iwata H., Yoneda T., IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems . 2008,第9期
• 4. Efficient Design for Testability Solution Based on Unsatisfiability for Register-Transfer Level Circuits [J] . Lingappan L., Jha N. K. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems . 2007,第7期
• 5. A design-for-testability technique for register-transfer level circuits using control/data flow extraction [J] . Ghosh I., Raghunathan A. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems . 1998,第8期
• 6. Automatic equivalence check of circuit descriptions at clocked algorithmic and register transfer level (poster paper) [C] . Jens Schonberr, Bernd Straube, PBernd Straube Annual Workshop on Petascale Data Storage;Workshop on Petascale Data Storage . 2009
• 7. Satisfiability based sequential test generation and design for testability for mixed register-transfer/gate-level circuits. [D] . Lingappan, Loganathan. 2006
• 8. Large-scale recording of thalamocortical circuits: in vivo electrophysiology with the two-dimensional electronic depth control silicon probe [O] . Richárd Fiáth, Patrícia Beregszászi, Domonkos Horváth, -1
• 9. A nonscan design-for-testability method for register-transfer-level circuits to guarantee linear-depth time expansion models [O] . Fujiwara, Hideo, Iwata, Hiroyuki, Yoneda, Tomokazu, 2008
• 10. Description of PFN Probe Electronic Circuits [R] . Weinlein, J. H. 1981

• 1. Ultra-Low Power Pipeline Structure Exploiting Noncritical Stage with Circuit-Level Timing Speculation [J] . Tao Luo ,Ya-Juan He ,Ping Luo . 电子科技学刊 . 2013,第003期
• 2. Design of Track/Hold (T/H) Circuit of Broad Bandwidth and High Speed Pipeline Structure ADC Based on the Super Frequency Application [J] . Ji-An Wang ,Wei Li ,Zhao-Ji Li . 电子科技学刊 . 2007,第004期
• 3. APPLICATION OF CIRCUIT SIMULATION IN HARDWARE DESIGN FOR ELECTRONIC CONTROL HIGH PRESSURE COMMON-RAIL FUEL SYSTEM OF DIESEL ENGINE [J] . Tan Wenchun ,Yu Shitao ,Yang Lin . 中国机械工程学报 . 2005,第004期
• 4. P+P(PAD+PadGIS)线路数字化工作方法在管道工程线路初步设计中的探索与应用 [C] . 苏兰茜 ,熊健 ,刘军 . 2014中国数字管道技术大会 . 2014
• 5. 电子电路协同设计中数据交换技术 [A] . 王林楠 . 2002