首页> 外国专利> METHOD OF FORMING HIGH DENSITY, HIGH SHORTING MARGIN, AND LOW CAPACITANCE INTERCONNECTS BY ALTERNATING RECESSED TRENCHES

METHOD OF FORMING HIGH DENSITY, HIGH SHORTING MARGIN, AND LOW CAPACITANCE INTERCONNECTS BY ALTERNATING RECESSED TRENCHES

机译:交替形成沟槽来形成高密度,高边际利润和低电容互连的方法

摘要

Embodiments of the invention describe low capacitance interconnect structures for semiconductor devices and methods for manufacturing such devices. According to an embodiment of the invention, a low capacitance interconnect structure comprises an interlayer dielectric (ILD). First and second interconnect lines are disposed in the ILD in an alternating pattern. The top surfaces of the first interconnect lines may be recessed below the top surfaces of the second interconnect lines. Increases in the recess of the first interconnect lines decreases the line-to-line capacitance between neighboring interconnects. Further embodiments include utilizing different dielectric materials as etching caps above the first and second interconnect lines. The different materials may have a high selectivity over each other during an etching process. Accordingly, the alignment budget for contacts to individual interconnect lines is increased.
机译:本发明的实施例描述了用于半导体器件的低电容互连结构以及用于制造这种器件的方法。根据本发明的实施例,低电容互连结构包括层间电介质(ILD)。第一和第二互连线以交替图案设置在ILD中。第一互连线的顶表面可以凹入第二互连线的顶表面下方。第一互连线的凹槽的增加会减小相邻互连线之间的线间电容。进一步的实施例包括利用不同的介电材料作为第一和第二互连线上方的蚀刻帽。在蚀刻工艺期间,不同的材料彼此之间可以具有高选择性。因此,增加了到各个互连线的触点的对准预算。

著录项

  • 公开/公告号US2016315046A1

    专利类型

  • 公开/公告日2016-10-27

    原文格式PDF

  • 申请/专利权人 INTEL CORPORATION;

    申请/专利号US201615201420

  • 发明设计人 JASMEET S. CHAWLA;CHRISTOPHER J. JEZEWSKI;

    申请日2016-07-02

  • 分类号H01L23/528;H01L23/532;H01L21/768;H01L23/522;

  • 国家 US

  • 入库时间 2022-08-21 14:38:48

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号