• 主题
高级搜索  >
历史搜索 清空历史
首页> 外国专利> Processor with hardware thread control logic indicating disable status when instructions accessing shared resources are completed for safe shared resource condition

Processor with hardware thread control logic indicating disable status when instructions accessing shared resources are completed for safe shared resource condition

机译：具有硬件线程控制逻辑的处理器会在完成访问共享资源的指令以确保安全共享资源的情况下指示禁用状态

页面导航
  • 摘要
  • 著录项
  • 相似文献

摘要

A technique for indicating a safe shared resource condition with respect to a disabled thread provides a mechanism for providing a fast indication to other hardware threads that a temporarily disabled thread can no longer impact shared resources, such as shared special-purpose registers and translation look-aside buffers within the processor core. Signals from pipelines within the core indicates whether any of the instructions pending in the pipeline impact the shared resources and if not, then the thread disable status is presented to the other threads via a state change in a thread status register. Upon receiving an indication that a particular hardware thread is to be disabled, control logic halts the dispatch of instructions for the particular hardware thread, and then waits until any indication that a shared resource is impacted by an instruction has cleared. Then the control logic updates the thread status to indicate the thread is disabled.
机译：一种用于指示与禁用线程有关的安全共享资源状况的技术提供了一种机制，用于向其他硬件线程提供快速指示，表明临时禁用的线程将不再影响共享资源，例如共享专用寄存器和转换外观。在处理器内核中预留缓冲区。来自内核内管线的信号指示管线中待处理的任何指令是否影响共享资源，如果没有，则通过线程状态寄存器中的状态改变将线程禁用状态呈现给其他线程。在接收到将要禁用特定硬件线程的指示后，控制逻辑会停止为该特定硬件线程分配指令，然后等待，直到清除了一条共享资源受指令影响的指示。然后，控制逻辑更新线程状态以指示该线程已禁用。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号