首页> 外国专利> A coder and a method of coding for codes with a parity-complementary word assignment having a constraint of D=1,R=2

A coder and a method of coding for codes with a parity-complementary word assignment having a constraint of D=1,R=2

机译:约束条件为D = 1,R = 2的奇偶校验互补词分配的编码器和编码方法

摘要

d = 1 code is now known, and have the whole of the high frequency of occurrence of the shortest 2T run to reduce the performance of a long column, the bit detector consisting of successive 2T run. Using a code having two of the MTR constraint hayeoseo improves upon detection bit. A code consisting of a systematic method for the MTR constraint of 2 is proposed. Variation of such code is used, one of the sub-code, the coding states is divided into a coding class, there is a case which is partitioned into code words are code words form disclosed. Then, for a given sub-code, the form of If the code of the freezing t belongs to one of coding states of the next sub-code, then the code index code eoga class having a T max + 1-t of the cord can be connected eowa of the next sub-code. In the code according to the present invention, the characteristics of the entire code, each channel bit encoded from the same message bit sequence beginning at any of possible states of the finite state machine for each of two values, which is part of DC control bits of the predetermined user word It would have a sequence that has the opposite parity for generating the sequence from the start state to state in both encoder paths are merged. For the case wherein the encoder paths do not merge, there is no restriction as described above. Finally, the new d = 1, k = 10 the sliding block decoding-capable RLL code is disclosed with the following characteristics: (i) it is the ratio R = 2/3 and compatible with the lowest possible MTR values ​​r = 2 constraint have, (ii) it is, because of a compact two three mapping and enabling the real SISO decoding RLL, (iii) uses the complementary parity word assignment (PCWA) for the new code, DC control. ; Coder, PCWA, recording medium, FSM.
机译:现在已知d = 1码,并且具有最短2T运行的整体发生频率,以降低长列的性能,该位检测器由连续的2T运行组成。使用具有两个MTR约束的代码,八重濑改善了检测位。提出了一种由MTR约束为2的系统方法组成的代码。使用这样的代码的变体,在子代码之一中,将编码状态划分为编码类别,存在以代码字形式公开的情况而划分为代码字的情况。然后,对于给定的子代码,形式为如果冻结t的代码属于下一个子代​​码的编码状态之一,则代码索引代码eoga类具有T max 电缆的1-t可以连接到下一个子代​​码。在根据本发明的代码中,是整个代码的特征,对于相同的消息位序列,每个信道位从有限状态机的可能状态中的任意一个开始,对于两个值中的每一个,都是直流控制位的一部分预定用户字的序列将具有相反的奇偶校验的序列,以在两个编码器路径中合并从开始状态到状态的序列。对于编码器路径不合并的情况,没有如上所述的限制。最后,新的d = 1,k = 10公开了具有滑动块解码能力的RLL码,具有以下特征:(i)它是比率R = 2/3,并且与最低的MTR值兼容r = 2约束具有,(ii)是由于紧凑的三三映射并启用了真正的SISO解码RLL,(iii)使用互补奇偶校验字分配(PCWA)进行新代码DC控制。 ;编码器,PCWA,记录介质,FSM。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号