首页> 外国专利> Programmatic auto-convergent method for physical design floorplan aware re-targetable tool suite generation (compiler-in-the-loop) for simultaneous instruction level (software) power optimization and architecture level performance optimization for ASIP design

Programmatic auto-convergent method for physical design floorplan aware re-targetable tool suite generation (compiler-in-the-loop) for simultaneous instruction level (software) power optimization and architecture level performance optimization for ASIP design

机译:用于物理设计布局规划的可重定位工具套件生成(循环编译器)的程序自动收敛方法,用于同时进行ASIP设计的指令级(软件)功耗优化和架构级性能优化

摘要

Systems and methods are disclosed to automatically synthesize a custom integrated circuit by automatically generating an application specific instruction set processor architecture uniquely customized to the computer readable code with a compiler-in-the-loop to compile, assemble and link code for each processor architecture iteration, the processor architecture having one or more processing blocks on the IC executing one or more instructions; and synthesizing the generated architecture into a computer readable description of the custom integrated circuit for semiconductor fabrication.
机译:公开了通过自动生成专用于计算机可读代码的,专用于计算机可读代码的专用指令集处理器架构来自动合成定制集成电路的系统和方法,该编译器可以通过循环编译器为每个处理器架构迭代编译,汇编和链接代码,该处理器体系结构具有在IC上执行一个或多个指令的一个或多个处理块;并将生成的体系结构合成为用于半导体制造的定制集成电路的计算机可读描述。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号