首页>
外国专利>
FAST LOCK SERIALIZER-DESERIALIZER (SERDES) ARCHITECTURE
FAST LOCK SERIALIZER-DESERIALIZER (SERDES) ARCHITECTURE
展开▼
机译：快速锁定序列化反序列化器（SERDES）体系结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A serializer-deserializer (SERDES) includes a clock-data recovery block, a control block, and a low-pass filter. The control block contains a state machine that includes a fast convergence mode utilizing an unstable operating point and a slow tracking mode utilizing a stable operating point. The control block is configured to start in the fast convergence mode to allow quickly locking the recovered clock to the incoming data stream by replicating movement commands resulting in multiple phase adjustments for each transition. To facilitate proper operation of the SERDES, the fast convergence mode is exited after N-bits and a slow tracking mode is entered to provide stable operation. The control block accepts filtered transition-data and data-transition phase state signals and converges to a phase aligned state in less than 2N-bits where N represents the number of phases in one data bit.
展开▼
