首页> 外国专利> How to manage coherency in a multiprocessor data processing system having a cache memory of the lower level and one cache memory of several high-level, and data processing system

How to manage coherency in a multiprocessor data processing system having a cache memory of the lower level and one cache memory of several high-level, and data processing system

机译:如何在具有较低级别的高速缓存存储器和几个高级的一个高速缓存存储器的多处理器数据处理系统中管理一致性,以及数据处理系统

摘要

According to one embodiment, a method of coherency management in a data processing system includes holding a cache line in an upper level cache memory in an exclusive ownership coherency state and thereafter removing the cache line from the upper level cache memory and transmitting a castout request for the cache line from the upper level cache memory to a lower level cache memory. The castout request includes an indication of a shared ownership coherency state. In response to the castout request, the cache line is placed in the lower level cache memory in a coherency state determined in accordance with the castout request.
机译:根据一个实施例,一种数据处理系统中的一致性管理的方法包括:将高速缓存行保持在排他所有权一致性状态下的上级高速缓存存储器中;然后,从上级高速缓存存储器中删除该高速缓存行;以及发送用于从上级高速缓存存储器到低级高速缓存存储器的高速缓存行。退出请求包括共享所有权一致性状态的指示。响应于退出请求,将高速缓存行以根据退出请求确定的一致性状态放置在下级高速缓存存储器中。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号