首页> 外国专利> DITHER SYNTHESIZING DEVICE AND DITHER SYNTHESIZING METHOD

DITHER SYNTHESIZING DEVICE AND DITHER SYNTHESIZING METHOD

机译:狄特合成装置及狄特合成方法

摘要

PROBLEM TO BE SOLVED: To generate an analog signal the level of which is too minute to be expressed by the number of bits of execution data of a DAC, and to output a wide variety of analog values which the number of bits to be a processing object cannot express.;SOLUTION: In a dither synthesizing method: a signal of digital data with a plurality of bits is input; a bit pattern of a part which is not to be processed by a DAC from the input digital data is extracted; a ratio for dither on the basis of the extracted bit pattern is calculated; a clock signal having a higher frequency than that of the input digital data signal is generated; a signal, which has the frequency of the clock signal or a constant multiplied frequency of the frequency of the clock signal, and has either a value of the bit pattern of a part that is to be the processed by the DAC in the input digital data or a value obtained by adding one to the former value, and in which a ratio of a value obtained by adding one to the value of the bit pattern of the part that is to be processed by the DAC is the ratio for dither, is generated; and the generated signal is output.;COPYRIGHT: (C)2013,JPO&INPIT
机译:解决的问题:生成模拟信号,其电平太小而无法用DAC的执行数据的位数表示,并输出各种各样的模拟值,这些数字值需要处理解决方案:在抖动合成方法中:输入具有多个位的数字数据信号;然后将其显示为对象。从输入的数字数据中提取将不由DAC处理的部分的位模式;基于所提取的位模式计算抖动比率;产生具有比输入数字数据信号更高的频率的时钟信号;一个信号,该信号具有时钟信号的频率或时钟信号的频率的恒定倍频,并且在输入数字数据中具有要由DAC处理的部分的位模式值或通过将前一个值加1而获得的值,其中生成的值是通过对要由DAC处理的部分的位模式的值加1所得的值的抖动比率。 ;并输出产生的信号。;版权所有:(C)2013,JPO&INPIT

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号