首页>
外国专利>
Implementing a user design in a programmable logic device with single event upset mitigation
Implementing a user design in a programmable logic device with single event upset mitigation
展开▼
机译:借助单事件击穿缓解功能在可编程逻辑器件中实现用户设计
展开▼
页面导航
摘要
著录项
相似文献
摘要
Various approaches for generating an implementation of an electronic circuit design are disclosed. In one approach, a software portion of the design is compiled into software that is executable by a hard processor disposed on a single semiconductor chip with resources of an programmable logic device (PLD). A first synthesized version of a hardware portion of the design is generated for the PLD. A synthesized memory scrubber having an empty block for an address counter is generated, as well as a triple modular redundant (TMR) address counter. The memory in the first synthesized version of the hardware portion of the design is replaced with the memory scrubber, and a complete set of netlists is generated, including a TMR hardware portion of the design and a single instance of the synthesized memory scrubber. A configuration bitstream is generated from the complete set of netlists and stored for later use.
展开▼