首页> 外国专利> Semiconductor memory particularly integrated semiconductor memories, has storage cells arranged in cells and slots, bit line pairs with reverse and non reverse bit lines, sense-amplifier assigned to bit line pair and control circuits

Semiconductor memory particularly integrated semiconductor memories, has storage cells arranged in cells and slots, bit line pairs with reverse and non reverse bit lines, sense-amplifier assigned to bit line pair and control circuits

机译:半导体存储器,特别是集成的半导体存储器,具有布置在单元和插槽中的存储单元,具有反向和非反向位线的位线对,分配给位线对的读出放大器和控制电路

摘要

The semi conductor memory has storage cells arranged in cells and slots, bit line pairs with a reverse and non reverse bit lines, a sense-amplifier assigned to a bit line pair and control circuits for controlling the sense-amplifiers respectively. A preamplifier (60) is formed to assign each sense-amplifier. A main amplifier of a sense amplifier has an evaluation unit for logic 0 and logic 1 and that the preamplifier assigned to the sense-amplifier is assigned to one of the concerned evaluated units. An independent claim is also included for a method for the operation of a semi conductor memory.
机译:半导体存储器具有布置在单元和插槽中的存储单元,具有反向和非反向位线的位线对,分配给位线对的读出放大器以及分别控制读出放大器的控制电路。形成前置放大器(60)以分配每个感测放大器。读出放大器的主放大器具有用于逻辑0和逻辑1的评估单元,并且分配给该读出放大器的前置放大器被分配给有关评估单元之一。还包括用于半导体存储器的操作方法的独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号