首页> 外国专利> Stall optimization for an in-order, multi-stage processor pipeline which analyzes current and next instructions to determine if a stall is necessary

Stall optimization for an in-order, multi-stage processor pipeline which analyzes current and next instructions to determine if a stall is necessary

机译:有序,多级处理器流水线的失速优化,该流水线分析当前和下一条指令以确定是否有必要进行失速

摘要

According to some embodiments, a method determining a number of stages associated with an instruction to be executed via a processor pipeline, determining a number of stages associated with a subsequent instruction, and stalling the pipeline based on the number of stages associated with the instruction to be executed and the number of stages associated with the subsequent instruction is provided.
机译:根据一些实施例,一种方法确定与要经由处理器管线执行的指令相关联的阶段数,确定与后续指令相关联的阶段数,并基于与指令相关联的阶段数来停止管线。执行该指令,并提供与后续指令关联的级数。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号