首页> 外国专利> Method and system to verify a circuit design by verifying consistency between two different language representations of a circuit design

Method and system to verify a circuit design by verifying consistency between two different language representations of a circuit design

机译:通过验证电路设计的两种不同语言表示之间的一致性来验证电路设计的方法和系统

摘要

A method to verify a circuit design may include applying a bounded model checking technique to a first computer language representation of the circuit design and to a second computer language representation of the circuit design. The method may also include determining a behavioral consistency between the first and second computer language representations.
机译:验证电路设计的方法可以包括将有界模型检查技术应用于电路设计的第一计算机语言表示和电路设计的第二计算机语言表示。该方法还可以包括确定第一和第二计算机语言表示之间的行为一致性。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号