首页>
外国专利>
Speeding up timing analysis by reusing delays computed for isomorphic subcircuits
Speeding up timing analysis by reusing delays computed for isomorphic subcircuits
展开▼
机译：通过重新使用为同构子电路计算的延迟来加快时序分析
展开▼
页面导航
摘要
著录项
相似文献
摘要
One embodiment of the present invention provides a system that speeds up timing analysis by reusing delays computed for isomorphic subcircuit. During operation, the system receives a circuit block to be analyzed, wherein the circuit block is in the form of a netlist. The system then subdivides the circuit block into a set of subcircuits. The subcircuits are then partitioned into equivalence classes, which contain subcircuits which are topologically isomorphic to each other. Next, the system performs a timing analysis by tracing paths through a timing graph for the circuit block. During this timing analysis, whenever a delay is required for a subcircuit, the system determines if a corresponding delay has been already computed for the equivalence class associated with the subcircuit. If so, the system reuses the delay. If not, the system computes the delay for the subcircuit, and then associates the computed delay with the equivalence class so that the computed delay can be reused for isomorphic subcircuits.
展开▼
