首页> 外国专利> Optimizing locations of pins for blocks in a hierarchical physical design by using physical design information of a prior hierarchical physical design

Optimizing locations of pins for blocks in a hierarchical physical design by using physical design information of a prior hierarchical physical design

机译:通过使用先前的分层物理设计的物理设计信息来优化分层物理设计中的块的引脚位置

摘要

Method of optimizing locations of pins for blocks in a hierarchical physical design by using physical design information of a prior hierarchical physical design is provided and described. In one embodiment, a method of determining a plurality of locations of pins for each block of a physical design of a current integrated circuit includes retrieving physical design information from a prior physical design of a prior integrated circuit. The physical design information includes a routing congestion profile. Continuing, a router is provided a plurality of constraints based on the routing congestion profile. Then, the router is used to perform a top-level route for generating locations of pins for each block. Each pin of the block is created at a location where a global route enters the block or a location where a global route exits the block.
机译:提供并描述了通过使用先前的分层物理设计的物理设计信息来优化分层物理设计中的块的引脚的位置的方法。在一个实施例中,一种为当前集成电路的物理设计的每个块确定引脚的多个位置的方法,包括从在先集成电路的在先物理设计中检索物理设计信息。物理设计信息包括路由拥塞配置文件。继续,基于路由拥塞简档向路由器提供多个约束。然后,路由器用于执行顶层路由,以生成每个模块的引脚位置。块的每个引脚都在全局路由进入该块的位置或全局路由退出该块的位置创建。

著录项

  • 公开/公告号US7114142B1

    专利类型

  • 公开/公告日2006-09-26

    原文格式PDF

  • 申请/专利权人 RUSSELL SEGAL;PAUL RODMAN;

    申请/专利号US20040855667

  • 发明设计人 RUSSELL SEGAL;PAUL RODMAN;

    申请日2004-05-26

  • 分类号G06F17/50;

  • 国家 US

  • 入库时间 2022-08-21 21:43:02

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号