首页> 外国专利> Processor of multiple functional units that use a distributed variable length instruction word

Processor of multiple functional units that use a distributed variable length instruction word

机译:使用分布式可变长度指令字的多个功能单元的处理器

摘要

The multiprocessor computer system in order to execute the program which possesses branch instruction inside. Each branch instruction when the program diverges by that branch instruction, ahead diverging which stipulates the order which it should execute address while programming appoints. This computer system, functional unit, has local memory, and the plural processing sections which have the pointer. Local memory houses the order sequence from the program which it should execute with functional unit inside that processing section. The pointer has the value which stipulates the following order inside the local memory which it should execute with functional unit. It is reset to the new value where, the pointer of each processing section responding to one among branch instructions, when functional unit diverges, is decided ahead diverging of that branch instruction by address.
机译:多处理器计算机系统为了执行内部具有分支指令的程序。程序通过该分支指令进行分叉时,每个分支指令都在前向分叉,这规定了在编程指定时应执行的地址的顺序。该计算机系统,功能单元具有本地存储器以及具有指针的多个处理部。本地存储器中包含程序中的命令序列,该程序应与该处理部分中的功能单元一起执行。指针的值规定了本地存储器中应以功能单元执行的以下顺序。复位为新值,其中,当功能单元发生分歧时,响应分支指令之一的每个处理部分的指针将根据地址预先决定该分支指令的分歧。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号