首页>
外国专利>
METHOD FOR MANAGING A NAND FLASH MEMORY IN A TERMINAL HAVING A DUAL CHIP, PARTICULARLY FOR MANAGING AN ERROR WHICH CAN BE GENERATED IN ACCESSING A MEMORY IN CASE OF USING A NAND FLASH MEMORY
METHOD FOR MANAGING A NAND FLASH MEMORY IN A TERMINAL HAVING A DUAL CHIP, PARTICULARLY FOR MANAGING AN ERROR WHICH CAN BE GENERATED IN ACCESSING A MEMORY IN CASE OF USING A NAND FLASH MEMORY
PURPOSE: A method for managing a NAND flash memory in a terminal having a dual chip is provided to correct errors of bits generated from every spare region of a NAND flash memory. CONSTITUTION: A main region ECC(Error Correcting Code)(300) and a spare region ECC(302) stored at a spare region of a NAND flash memory(242) are stored in a memory used by the first controller. When a terminal is booted, the second controller compares the main region ECC(300) and the spare region ECC(302) stored at the spare region of the NAND flash memory(242) with the main region ECC(300) and the spare region ECC(302) which have been previously stored in the memory of the first controller. If there is a 1-bit error at the ECC of the NAND flash memory(242), the ECC of the NAND flash memory(242) is corrected based on the ECC of the main region and the ECC of the spare region which have been previously stored in the first memory.
展开▼
