首页> 外国专利> Integrated circuit that processes communication packets with scheduler circuitry that executes scheduling algorithms based on cached scheduling parameters

Integrated circuit that processes communication packets with scheduler circuitry that executes scheduling algorithms based on cached scheduling parameters

机译:用调度器电路处理通信数据包的集成电路,该调度器电路根据缓存的调度参数执行调度算法

摘要

An integrated circuit processes a communication packet and comprises a core processor and scheduling circuitry. The core processor executes a software application that directs the core processor to process the communication packet. The scheduling circuitry retrieves first scheduling parameters cached in a context buffer for the packet and executes a first algorithm based on the first scheduling parameters to schedule subsequent transmission of the communication packet.
机译:集成电路处理通信分组,并且包括核心处理器和调度电路。核心处理器执行指导核心处理器处理通信数据包的软件应用程序。调度电路为分组检索在上下文缓冲器中高速缓存的第一调度参数,并基于第一调度参数执行第一算法以调度通信分组的后续传输。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号