首页>
外国专利>
Dynamic logic circuit with beta controllable noise margin
Dynamic logic circuit with beta controllable noise margin
展开▼
机译:具有beta可控噪声裕度的动态逻辑电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
A domino logic circuit has a beta controllable noise margin and an ability to hold an evaluated state until a received clock signal goes to a low state by adding an additional N-channel field effect transistor (NFET) in series with another N-channel field effect transistor, where both of these devices receive the date input signal. Additionally, a P-channel field effect transistor (PFET) also receives the data input signal into its gate electrode. This P-channel field effect transistor is positioned so that it opposes one of the N-channel field effect transistors. The advantages gained by this additional circuitry may also be implemented within a multiplexer circuit.
展开▼