首页>
外国专利>
Galois field multiplier array for use within a finite field arithmetic unit
Galois field multiplier array for use within a finite field arithmetic unit
展开▼
机译：Galois场乘数数组，用于有限域算术单元
展开▼
页面导航
摘要
著录项
相似文献
摘要
A Galois field multiplier array includes a 1st register, a 2nd register, a 3rd register, and a plurality of multiplier cells. The 1st register stores bits of a 1st operand. The 2nd register stores bits of a 2nd operand. The 3rd register stores bits of a generating polynomial that corresponds to one of a plurality of applications (e.g., FEC, CRC, Reed Solomon, et cetera). The plurality of multiplier cells is arranged in rows and columns. Each of the multiplier cells outputs a sum and a product and each cell includes five inputs. The 1st input receives a preceding cell's multiply output, the 2nd input receives at least one bit of the 2nd operand, the 3rd input receives a preceding cell's sum output, a 4th input receives at least one bit of the generating polynomial, and the 5th input receives a feedback term from a preceding cell in a preceding row. The multiplier cells in the 1st row have the 1st input, 3rd input, and 5th input set to corresponding initialization values in accordance with the 2nd operand.
展开▼
机译：Galois字段乘法器阵列包括一个1 st 寄存器，一个2 nd 寄存器，一个3 rd 寄存器以及多个乘法器单元。 1 st 寄存器存储1 st 操作数的位。 2 nd 寄存器存储2 nd 操作数的位。第3个寄存器存储与多个应用程序之一相对应的生成多项式的位（例如FEC，CRC，Reed Solomon等）。多个乘法器单元以行和列布置。每个乘法器单元输出一个和与一个乘积，每个单元包括五个输入。第一个 st 输入接收前一个单元格的乘法输出，第二个 nd 输入接收至少一个2 nd 操作数的位，即3 < Sup> rd 输入接收前一个单元格的和输出，第4 输入接收至少一个生成多项式的位，第5 输入输入接收一个来自前一行中前一个单元的反馈项。第1 st 行中的乘法器单元具有1 st 输入，3 rd 输入和5 th 输入根据2 nd 操作数设置为相应的初始化值。
展开▼
