Leakage-tolerant keeper with dual output generation capability for deep sub-micron wide domino gates

• 1. 一种具有开槽功能的门宽锯切机构 [P] . 中国专利： CN215549339U . 2022-01-18
• 2. 一种具有泄漏报警功能的人防门密封结构 [P] . 中国专利： CN213654646U . 2021-07-09
• 3. A leakage-tolerant wide-NOR dynamic logic circuit with a strong keeper [P] . 英国专利： GB2420237A . 2006-05-17

  机译： 具有强大保持器的耐泄漏宽NOR动态逻辑电路

• 4. Dual charge storage node with undercut gate oxide for deep sub-micron memory cell [P] . 美国专利： US2008061359A1 . 2008-03-13

  机译： 用于深亚微米存储单元的带底切栅氧化物的双电荷存储节点

• 5. Integration method for deep sub-micron dual gate transistor design [P] . 美国专利： US6207482B1 . 2001-03-27

  机译： 深亚微米双栅晶体管设计的集成方法

• 1. STUDY ON THE RELATION BETWEEN STRUCTURE AND HOT CARRIER EFFECT IMMUNITY FOR DEEP SUB-MICRON GROOVED GATE NMOSFET's [J] . Ren Hongxia, Zhang Xiaoju, Hao Yue, 电子科学学刊（英文版） . 2003,第003期
• 2. A Novel High-Performance Leakage-Tolerant Keeper Domino Circuit for Wide Fan-In Gates [C] . Catherine Langpoklakpam, Sapna R. Ghimiray, Pranab Kishore Dutta International conference on communication, devices and networking . 2019
• 3. Accurate gate delay evaluation of CMOS deep sub-micron VLSI circuits. [D] . Chen, Xian Hong. 2000
• 4. Data driven generation of Purkinje cell spike train correlations to study input output relations in deep cerebellar nuclei neurons [O] . Selva K Maran, Dieter Jaeger 2010
• 5. Leakage Tolerant, Noise Immune domino logic for circuit design in the ultra deep sub-micron CMOS technology for haigh fan-in gates [O] . Peiravi, Ali, Moradi, Farshad, Wisland, Dag T 2009

• 1. A Novel High-Performance Lekage-Tolerant, Wide Fan-In Domino Logic Circuit in Deep-Submicron Technology [J] . Ajay Dadoria ,Kavita Khare ,T. K. Gupta . 电路与系统（英文） . 2015,第4期
• 2. Distribution of soil aggregates and organic carbon in deep soil under long-term conservation tillage with residual retention in dryland [J] . WANG Bisheng ,GAO Lili ,YU Weishui . 干旱区科学：英文版 . 2019,第2期
• 3. 具有学习功能的工艺路线生成专家系统 [C] . 李寅年 . 国际机电一体化学术会议 . 1991
• 4. 具有双输出功能的安全系统设计与仿真 [A] . 司马涛 . 2013