Communications receiver architectures and algorithms permitting hardware adjustments for optimizing performance

• 1. 允许有效内部通信的自适应路由器体系结构 [P] . 中国专利： CN1943184B . 2011.08.03
• 2. 允许有效内部通信的自适应路由器体系结构 [P] . 中国专利： CN1943184A . 2007-04-04
• 3. Communications receiver architectures and algorithms permitting hardware adjustments for optimizing performance [P] . 美国专利： US6993099B2 . 2006-01-31

  机译： 通信接收器体系结构和算法允许进行硬件调整以优化性能

• 4. Multimedia scene describing method for e.g. mobile telephone, involves implementing optimization information in radiocommunication terminal, where information permits selection of scene rendering algorithm [P] . 法国专利： FR2892883A1 . 2007-05-04

  机译： 多媒体场景描述方法，例如移动电话涉及在无线电通信终端中实现优化信息，其中信息允许选择场景渲染算法

• 5. Method and system for providing an embedded channel to permit automatic transmitter and receiver adjustment or optimization in an optical transmission system [P] . 英国专利： GB0329388D0 . 2004-01-21

  机译： 用于提供嵌入式信道以允许在光传输系统中自动进行发射机和接收机调整或优化的方法和系统

• 1. ALGORITHMS AND ARCHITECTURE IMPLEMENTATIONS OF MIMO OFDM BASEBAND RECEIVER BASED ON THE SIMD DSP CORE [J] . Hao Xuefei, Chen Jie, Zhao Danfeng, 电子科学学刊（英文版） . 2006,第005期
• 2. FAST ALGORITHM AND EFFICIENT HARDWARE ARCHITECTURE OF HALF-PIXEL INTERPOLATION UNIT FOR H.264/AVC [J] . Wang Wei, Lin Tao, Xie Yuting, 电子科学学刊（英文版） . 2014,第003期
• 3. Performance comparison of KASUMI and hardware architecture optimization of f8 and f9 algorithms for 3g UMTS networks [C] . Yasir, Ning Wu, Aamir Akhtar Siddiqui International Bhurban Conference on Applied Sciences and Technology . 2017
• 4. High-performance signal acquisition algorithms for wireless communications receivers. [D] . Shi, Kai. 2005
• 5. Depth from a Motion Algorithm and a Hardware Architecture for Smart Cameras [O] . Abiel Aguilar-González, Miguel Arias-Estrada, François Berry 2019
• 6. Hardware efficient algorithms and architectures for burst communications in cognitive radios [O] . Naveen Altaf Ahmed Syed -1

• 1. Hardware Performance Evaluation of SHA-3 Candidate Algorithms [J] . Yaser Jararweh ,Lo’ai Tawalbeh ,Hala Tawalbeh . 信息安全（英文） . 2012,第2期
• 2. A Fast Half-Pixel Motion Estimation Algorithm and Efficient Interpolation Hardware Architecture Unit for H.264/AVC [J] . Zuo Chunsheng ,Lin Tao ,Fan Jing . International Journal of Technology Management . 2015,第001期
• 3. A low-complexity line-based motion estimation algorithm and its hardware architecture [J] . Li Wern CHEW ,Li-Minn ANG ,Kah Phooi SENG . 通讯和计算机 . 2008,第009期
• 4. DSP体系结构与软件优化性能比较 [C] . 赵娟 ,朱光喜 . 2003年通信理论与信号处理年会 . 2003
• 5. 基于HEVC的视频编码算法及硬件体系结构研究 [A] . 左石凯 . 2015