首页>
外国专利>
PATTERN GENERATING METHOD FOR BURST ERROR AND DETECTION /CORRECTION APPARATUS FOR BURST ERROR AND BYTE ERROR
PATTERN GENERATING METHOD FOR BURST ERROR AND DETECTION /CORRECTION APPARATUS FOR BURST ERROR AND BYTE ERROR
展开▼
机译：突发错误的图形生成方法及突发错误和字节错误的检测/校正装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
PROBLEM TO BE SOLVED: To detect burst errors and byte errors in reception information, and to correct them in parallel. ;SOLUTION: A syndrome S is determined from reception information D and a parity inspection matrix for correcting a burst error, having a length up to b bits. the syndrome S is inputted into burst error pattern generating circuits 2-1 through 2-p which overlap by b-1 bits with each other, with each having information framework of 2b-bit length. If the burst error is contained completely in the framework of one of the circuits 2-1 through 2-p, this burst error pattern is outputted. An error pattern calculating circuit 3 takes logical OR with an overlapping part from the outputs of the circuits 2-1 through 2-p. Exclusive OR of the output of the circuit 3 and the information D is taken, to obtain a correction information DS. Thus, burst error in the information D can be detected and corrected.;COPYRIGHT: (C)2003,JPO
展开▼
