首页>
外国专利>
Method and apparatus for predicting target addresses for return from subroutine instructions utilizing a return address cache
Method and apparatus for predicting target addresses for return from subroutine instructions utilizing a return address cache
展开▼
机译：利用返回地址缓存从子例程指令中预测要返回的目标地址的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of operation in a microprocessor is provided. A return address cache (RAC) is initialized. The RAC includes a portion to store predicted subroutine return addresses (PSRA) and first and second corresponding cache portions to store retired most recently updated (RMRU) ages of the PSRA and speculative most recently updated (SMRU) ages of the PSRA respectively. A PSRA is stored in a portion of the RAC corresponding to a first SMRU age and the SMRU ages are incremented responsive to prediction of a call instruction. A PSRA is read from a portion of the RAC corresponding to a second SMRU age and the SMRU ages are decremented responsive to prediction of a return instruction. Also a microprocessor that includes a return address cache (RAC) is provided. The RAC includes first and second tag portions to store retired most recently updated (RMRU) ages and speculative most recently updated (SMRU) ages respectively. The RAC also includes a data portion to store predicted subroutine addresses (PSRA). The RAC also includes a control logic to cause the RMRU ages to be copied onto corresponding SMRU ages responsive to detection of a branch misprediction.
展开▼
