首页>
外国专利>
Arithmetic logic unit controller for linear PCM scaling and decimation in an audio decoder
Arithmetic logic unit controller for linear PCM scaling and decimation in an audio decoder
展开▼
机译：用于音频解码器中线性PCM缩放和抽取的算术逻辑单元控制器
展开▼
页面导航
摘要
著录项
相似文献
摘要
An audio decoder converts a linear PCM audio data packet into two concurrently provided digital audio sample sequences: a high-quality sequence and a decimated sequence. In one embodiment, the audio decoder is part of an audio system that further includes two audio devices. The first audio device is configured to produce an audio signal from a 96 kHz sequence, and the second audio device expects a 48 kHz sequence. The audio decoder includes an input interface, an arithmetic logic unit (ALU), and two output buffers. The input interface is configured to receive a linear PCM audio data packet and to reconfigure bytes as necessary to reconstruct a sequence of unscaled audio samples. The ALU multiplies each of the unscaled audio samples by a gain factor and buffers the resulting scaled audio sample sequence in a first output buffer. After samples for two sampling instants have been processed, the ALU then retrieves a string of samples from the first output buffer, multiplies them by decimation filter coefficients, and adds the products to form decimation samples for one sampling instant. The decimation samples form a decimated audio sequence which is buffered in the second output buffer. The first output buffer provides the 96 kHz sequence to the first audio device, and the second output buffer provides the 48 kHz sequence to the second audio device. The sharing of the ALU between the scaling and decimation operations advantageously provides a versatile decoder at a minimal cost.
展开▼
