首页> 外国专利> Deterministic arbitration of a serial bus using arbitration addresses

Deterministic arbitration of a serial bus using arbitration addresses

机译:使用仲裁地址进行串行总线的确定性仲裁

摘要

An apparatus, system, and method for arbitrating for a serial bus in an efficient manner. An arbitration phase includes master devices asserting respective arbitration addresses on the serial bus after initiating communications sequences with a START condition. After the arbitration phase, the controlling master device conveys a data transfer upon the serial bus. The serial bus and the devices connected thereto may operate according to an I2C-compatable protocol. The arbitration address may correspond to a slave address associated with a slave device. Each arbitration address is preferably associated with only one master device. The arbitration address preferably initiates a READ cycle, and the slave device responds with a data byte. The data byte may be stored, discarded, or ignored by the master device, as desired. The arbitration address may not be associated with any slave device coupled to the serial bus. The master device is configured to continue the communications sequence without receiving acknowledge signals from a slave device during or after the arbitration phase. The master device continues the communications sequence with a repeated START condition and repeated address and data phases for the transfer of data. Each arbitration address may be associated with an arbitration device coupled to the serial bus. Acting as a slave device responsive to multiple slave addresses, the arbitration device may accept WRITE data and/or send READ data in response to receiving the arbitration address. The arbitration device properly acknowledges all addresses and data transfers in which it is involved.
机译:一种以有效方式仲裁串行总线的装置,系统和方法。仲裁阶段包括主设备在启动具有START条件的通信序列后在串行总线上声明各自的仲裁地址。在仲裁阶段之后,控制主设备在串行总线上传输数据传输。串行总线及其连接的设备可以根据I2C兼容协议进行操作。仲裁地址可以对应于与从设备相关联的从地址。每个仲裁地址最好仅与一个主设备相关联。仲裁地址优选地启动读取周期,并且从设备以数据字节作为响应。数据字节可以根据需要由主设备存储,丢弃或忽略。仲裁地址不得与耦合到串行总线的任何从设备关联。主设备被配置为在仲裁阶段期间或之后,不从从设备接收确认信号而继续通信序列。主设备以重复的START条件以及重复的地址和数据阶段继续通信序列,以进行数据传输。每个仲裁地址可以与耦合到串行总线的仲裁设备相关联。充当响应于多个从设备地址的从设备,仲裁设备可以响应于接收到仲裁地址而接受写数据和/或发送读取数据。仲裁设备正确确认涉及的所有地址和数据传输。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号