首页> 外国专利> System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by the rescheduling of idle slots

System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by the rescheduling of idle slots

机译:通过空闲时隙的重新调度实现在硬件超前的情况下用于指令调度的系统,方法和程序产品

摘要

Instructions are scheduled for execution by a processor having a lookahead buffer by identifying an idle slot in a first instruction schedule of a first basic block of instructions, and by rescheduling the idle slot later in the first instruction schedule. The idle slot is rescheduled by determining if the first basic block of instructions may be rescheduled into a second instruction schedule in which the identified idle slot is scheduled later than in the first instruction schedule. The first basic block of instructions is rescheduled by determining a completion deadline of the first instruction schedule, decreasing the completion deadline, and determining the second instruction schedule based on the decreased completion deadline. Deadlines are determined by computing a rank of each node of a DAG corresponding to the first basic block of instructions; constructing an ordered list of the DAG nodes in nondecreasing rank order; and applying a greedy scheduling heuristic to the ordered list. An instruction in a second subsequent basic block of instructions may be rescheduled to execute in the rescheduled idle slot. This process may be repeated for each idle slot.
机译:通过标识第一基本指令块的第一指令调度表中的空闲时隙,并通过在第一指令调度表中稍后重新调度该空闲时隙,来调度由具有超前缓冲区的处理器执行的指令。通过确定是否可以将第一基本指令块重新调度为第二指令调度表来对空闲时隙进行重新调度,在该第二指令调度表中,比在第一指令调度表中更晚地调度所标识的空闲时隙。通过确定第一指令进度表的完成期限,减少完成期限并基于减少的完成期限来确定第二指令进度表,来重新调度第一基本指令块。通过计算与指令的第一基本块相对应的DAG的每个节点的等级来确定截止时间;以不降序的顺序构造DAG节点的有序列表;并将贪婪的调度启发式应用于有序列表。第二后续基本指令块中的指令可以被重新调度以在重新调度的空闲时隙中执行。可以对每个空闲时隙重复该过程。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号