首页> 外国专利> Control circuit in a Universal Asynchronous Receiver / Transmitter (UART) half duplex bidirectional Wireless One Channel; Universal Asynchronous Receiver / Transmitter (UART)And method of operation

Control circuit in a Universal Asynchronous Receiver / Transmitter (UART) half duplex bidirectional Wireless One Channel; Universal Asynchronous Receiver / Transmitter (UART)And method of operation

机译:通用异步收发器(UART)半双工双向无线单通道中的控制电路;通用异步接收器//发送器(UART)和操作方法

摘要

It includes a logical unit in which the "four groups" of receiving ports are processing the data transmitted by wireless. More specifically, a logical unit is connected to a data storage, a FIFO transmission log station, a fourth processor and an external processor, wherein the logical unit analyzes the state of each Lassana from each designated connection point,In addition, a novel method is also disclosed in which the logical unit allows the receiver to receive data only when the data developer is empty, the drive recording board is empty, and the authority indicator of the receiver is empty. If the external CPU has specified the half dual function release mode, it is valid. Otherwise, the logical unit can only give the receiving human rights when it specifies the processability of the second function and places the allocation index of the receiver in the logical unit.
机译:它包括一个逻辑单元,其中“四组”接收端口正在处理通过无线传输的数据。更具体地,逻辑单元连接到数据存储器,FIFO传输日志站,第四处理器和外部处理器,其中该逻辑单元从每个指定的连接点分析每个Lassana的状态。还公开了其中逻辑单元仅在数据显影剂为空,驱动记录板为空且接收器的权限指示器为空时才允许接收器接收数据。如果外部CPU指定了半双功能释放模式,则该模式有效。否则,逻辑单元只有在指定第二功能的可处理性并将接收者的分配索引放置在逻辑单元中时,才能赋予接收者人权。

著录项

  • 公开/公告号AR006921A1

    专利类型

  • 公开/公告日1999-09-29

    原文格式PDF

  • 申请/专利权人 ERICSSON INC.;

    申请/专利号AR1997P101790

  • 发明设计人

    申请日1997-04-30

  • 分类号H04B1/40;H04L5/16;H04L5/18;H04L29/02;H04L29/10;

  • 国家 AR

  • 入库时间 2022-08-22 02:28:26

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号