首页>
外国专利>
Method of forming low threshold voltage vertical power transistor using epitaxial technology
Method of forming low threshold voltage vertical power transistor using epitaxial technology
展开▼
机译：利用外延技术形成低阈值电压垂直功率晶体管的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A low threshold voltage power DMOS transistor structure is disclosed having a lightly doped channel region formed in a shallow layer of relatively lightly doped epitaxial silicon. The light doping of the shallow epitaxial layer minimizes variations in threshold voltage and local variations in punch-through susceptibility due to nonuniformities in epitaxial doping concentration. A relatively heavily doped epitaxial layer is disposed underneath the shallow lightly doped epitaxial layer to reduce the drain to source resistance, R.sub.DS. Because the relatively heavily doped epitaxial layer is located below the channel region and not in the regions of the structure most susceptible to body region punch- through, providing the relatively highly doped epitaxial layer does not cause variations in threshold voltage and does not cause variations in the reverse bias voltage at which punch-through across the body region occurs.
展开▼
