首页>
外国专利>
Checking design for testability rules with a VHDL simulator
Checking design for testability rules with a VHDL simulator
展开▼
机译:使用VHDL模拟器检查设计的可测性规则
展开▼
页面导航
摘要
著录项
相似文献
摘要
Application of VHDL simulators to check the conformance of a design with Design for Testability (DFT) rules. A special DFT logic using VHDL's powerful logic modeling capabilities is defined and a kind of symbolic simulation based on this DFT logic is performed.
展开▼