首页>
外国专利>
Feedback register configuration for a synchronous vector processor employing delayed and non-delayed algorithms
Feedback register configuration for a synchronous vector processor employing delayed and non-delayed algorithms
展开▼
机译：采用延迟和非延迟算法的同步矢量处理器的反馈寄存器配置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A Serial Video Processor (SVP) is provided for processing data through a plurality of parallel processing elements (228). Data is first stored in a data input register (DIR) (222) and then processed through the PE (228). The data is then output into a Data Output Register (DOR) (230). During one pass of data through the PE (228), a variable is calculated and stored in an auxiliary register (242). This auxiliary value is typically selected from one of the processing elements representing a value over the entire or part of the input vector of data. A multiplexer (248) selects this value from the output value stored in the register (242) and then inputs it to a second multiplexer (240). The second multiplexer (240) is operable to select either a predefined variable from either another auxiliary register (238) or from an instruction generator ROM (236), or select the precalculated variable stored in the register (242). When the variable in the register (242) is selected, it is globally spread over the entire PE ( 228) for utilization in a subsequent calculation. In the subsequent calculation, the data utilized to generate the variable was delayed to generate the variable and then utilize the variable in a present calculation.
展开▼
