Data processor in pipeline structure with the ability to decode and execute multiple instructions in parallel.

• 1. 具有执行送数指令执行部件的数据处理器及其操作方法 [P] . 中国专利： CN1144934A . 1997-03-12
• 2. 用于在处理器内部的硬件并行执行道上处理指令的处理器及方法 [P] . 中国专利： CN105051680B . 2018.08.14
• 3. Pipelined data processor capable of decoding and executing plural instructions in parallel [P] . 欧洲知识产权局专利： EP0239081B1 . 1995-09-06

  机译： 能够并行解码和执行多个指令的流水线数据处理器

• 4. Pipelined data processor capable of decoding and executing plural instructions in parallel [P] . 欧洲知识产权局专利： EP0239081A3 . 1990-11-14

  机译： 能够并行解码和执行多个指令的流水线数据处理器

• 5. Pipelined data processor capable of decoding and executing plural instructions in parallel [P] . 美国专利： US4858105A . 1989-08-15

  机译： 能够并行解码和执行多个指令的流水线数据处理器

• 1. POWER OPTIMIZATION FOR THE DATAPATH OF A 32-BIT RECONFIGURABLE PIPELINED DSP PROCESSOR [J] . Han Liang, Chen Jie, Chen Xiaodong 电子科学学刊（英文版） . 2005,第006期
• 2. EST Pipeline System: Detailed and Automated EST Data Processing and Mining [J] . Hao Xu, Liang Zhang, Hong Yu, 基因组蛋白质组与生物信息学报（英文版） . 2003,第003期
• 3. SIMP (single Instruction Stream/multiple Instruction Pipelining): A Novel High-speed Single-processor Architecture [C] . Murakami, K., Irie, . 2001
• 4. An Open Pipeline for Generating Executable Neural Circuits from Fruit Fly Brain Data. [D] . Givon, Lev E. 2016
• 5. Democratizing EHR analyses with FIDDLE: a flexible data-driven preprocessing pipeline for structured clinical data [O] . Shengpu Tang, Parmida Davarmanesh, Yanmeng Song, 2020
• 6. Demonstration and architectural analysis of complementary metal-oxide semiconductor/multiple-quantum-well smart-pixel array cellular logic processors for single-instruction multiple-data parallel-pipeline processing [O] . Wu JM 2012
• 7. Computer Instrumentation for Research on the Cognitive Structures and Processes Required to Execute Procedures Based on Instructions. [R] . Stone, D. E., McMinn, M. L. 1982

• 1. Pipeline structure Schnorr-Euchner Sphere Decoding Algorithm [J] . Xinyu Mao ,Jianjun Wu ,Haige Xiang . 通讯与网络（英文） . 2013,第3期
• 2. Processing of Laser Scanner Data and Extraction of Structure Lines Using Methods of the Image Processing [J] . SUI Li-chun . 测绘学报 . 2004,第001期
• 3. IMPROVED PROCESSING FOR MICROSTRUCTURES AND MECHANICAL PROPERTIES OF A COMMERCIAL PIPELINE STEEL [J] . Y.C.Wang ,Y.S.Li ,M.C.Zhao . 金属学报：英文版 . 2005,第2期
• 4. 一种流处理器指令级并行开发机制 [C] . 周海亮 ,高军 ,张民选 . 第十届计算机工程与工艺全国学术年会 . 2006
• 5. 基于多核处理器的任务级与数据级相结合的HEVC并行解码技术与实现 [A] . 韩峰 . 2018