Intermediate circuit between a logic circuit at a low voltage and an output stage at a high voltage produced in a standard cmos technology.

• 1. 基于CMOS工艺的低压运算放大器降低THD的输出级电路 [P] . 中国专利： CN112398447A . 2021-02-23
• 2. CMOS逻辑单元、逻辑电路、栅极驱动电路和显示装置 [P] . 中国专利： CN106531056B . 2019.06.07
• 3. Intermediate circuit between a logic circuit at a low voltage and an output stage at a high voltage produced in a standard cmos technology. [P] . 日本专利： JPH07506585A . 1995-07-20

  机译： 以标准cmos技术生产的低压逻辑电路和高压输出级之间的中间电路。

• 4. An intermediate circuit between a low voltage logic circuit and a high voltage output stage realized in standard CMOS technology. [P] . 法国专利： FR2691307A1 . 1993-11-19

  机译： 用标准CMOS技术实现的低压逻辑电路和高压输出级之间的中间电路。

• 5. INTERMEDIARY CIRCUIT BETWEEN A LOW-VOLTAGE LOGIC CIRCUIT AND A HIGH-VOLTAGE OUTPUT STAGE IN STANDARD CMOS TECHNOLOGY [P] . 欧洲知识产权局专利： EP0594834B1 . 1999-03-03

  机译： 标准CMOS技术中低压逻辑电路与高压输出级之间的中间电路

• 1. New Design Methodologies for High Speed Low-Voltage 1-Bit CMOS Full Adder Circuits [J] . Subodh Wairya, Rajendra Kumar Nagaria, Sudarshan Tiwari 计算机技术与应用：英文 . 2011,第003期
• 2. A Phase Interpolator CDR with Low-Voltage CML Circuits [J] . Li-Nan Li, Wei-Peng Cai 电子科技学刊：英文版 . 2012,第004期
• 3. Differential voltage current conveyor and fully differential current conveyor in standard CMOS technology for low voltage analog circuits applications [C] . Institute of Electrical and Electronics Engineers International Conference on Electronics, Circuits and Systems . 2005
• 4. Transistor modeling and low-voltage integrated circuits for radio frequency receivers in CMOS technology. [D] . Abou Allam, Eyad. 2003
• 5. Fabrication of Ultra-Thin Printed Organic TFT CMOS Logic Circuits Optimized for Low-Voltage Wearable Sensor Applications [O] . Yasunori Takeda, Kazuma Hayasaka, Rei Shiwaku, -1
• 6. Fabrication of Ultra-Thin Printed Organic TFT CMOS Logic Circuits Optimized for Low-Voltage Wearable Sensor Applications [O] . Yasunori Takeda, Kazuma Hayasaka, Rei Shiwaku, 2016

• 1. Microwave Design and Performance of PTB 10 V Circuits for the Programmable Josephson Voltage Standard [J] . Franz Müller ,Thomas J. Scheller ,Jinni Lee . 凝固态物理国际期刊（英文） . 2014,第3期
• 2. A Phase Interpolator CDR with Low-Voltage CML Circuits [J] . Li-Nan Li ,Wei-Peng Cai . 电子科技学刊 . 2012,第004期
• 3. An Ultra-Low Quiescent Current CMOS Low-Dropout Regulator with Small Output Voltage Variations [J] . Xin Cheng ,Yizhong Yang ,Longjie Du . 电力能源（英文） . 2014,第4期
• 4. 运用树形逻辑通路图法检测CMOS组合逻辑电路 [C] . 李勇 . 中国集成电路测试年会 . 1986
• 5. 基于标准CMOS工艺的电压型多值逻辑电路设计 [A] . 雷晶 . 2006