首页> 外国专利> Slave controller for effecting a block transfer of sixteen bit words between a memory and a data transfer bus

Slave controller for effecting a block transfer of sixteen bit words between a memory and a data transfer bus

机译:从控制器,用于在存储器和数据传输总线之间实现十六位字的块传输

摘要

A slave controller with block transfer capability for transferring data blocks of between one and two hundred fifty six sixteen bit words between a memory and the VERSA MODULE EUROPE bus (VMEbus). The slave controller comprises a programmable array logic device which receives control and address modifier signals from the VMEbus and an address enable signal from a decoding circuit which provides the address enable signal to the programmable array logic device in response to an address strobe signal provided by the VMEbus. The programmable array logic device being responsive to these signals enables the memory for a read or write operation. The programmable array logic device next provides a write pulse to the memory when data is to be written into the memory at addresses provided by a binary counter. When data is to be read from the memory, the programmable array logic device maintains the memory's write enable input at an inactive state and generates an output enable pulse allowing data to be read from the memory at addresses provided by the binary counter. The first address for a block transfer of data is provided by the VMEbus to the counter.
机译:具有块传输功能的从属控制器,用于在存储器与VERSA MODULE EUROPE总线(VMEbus)之间传输1到256十六位字之间的数据块。从控制器包括可编程阵列逻辑设备,该可编程阵列逻辑设备从VMEbus接收控制和地址修改器信号,并从解码电路接收地址使能信号,该解码电路响应于由VMEbus提供的地址选通信号向可编程阵列逻辑设备提供地址使能信号。 VMEbus。响应于这些信号的可编程阵列逻辑设备使存储器能够进行读取或写入操作。接下来,当要在二进制计数器提供的地址处将数据写入存储器时,可编程阵列逻辑器件向存储器提供写脉冲。当要从存储器中读取数据时,可编程阵列逻辑器件将存储器的写使能输入保持在非活动状态,并生成输出使能脉冲,以允许在二进制计数器提供的地址处从存储器中读取数据。 VMEbus将数据的块传输的第一个地址提供给计数器。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号