首页>
外国专利>
Microinstruction addressing in a pipeline-CPU (operating method, addressing method, memory stack and CPU )
Microinstruction addressing in a pipeline-CPU (operating method, addressing method, memory stack and CPU )
展开▼
机译:流水线CPU中的微指令寻址(操作方法,寻址方法,内存堆栈和CPU)
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory stack used for storing microinstruction addresses in a pipelined CPU is constructed as a last-in, first-out memory using a stack pointer which applies a read control to one location of the stack and applies a write control to the next higher location. An unconditional read and write is done every machine cycle, before a microinstruction could be decoded, then the data on the read bus, or data from the write bus, is used and the pointer is incremented or decremented if a stack Push or Pop is decoded. These correspond to a Call or Return microinstruction. Thus the delay in decoding the microinstruction does not prevent completion of the stack operation in one machine cycle.
展开▼