首页>
外国专利>
Frame checking arrangement for duplex time multiplexed reframing circuitry
Frame checking arrangement for duplex time multiplexed reframing circuitry
展开▼
机译：用于双工时分多路复用成帧电路的帧检查装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
Telecommunication switching systems are typically connected by high- speed digital data spans. These spans may commonly be T1 or T2 carriers using DS1 or DS2 data formats, respectively. These systems may contain duplex digital span control units. Synchronization circuitry includes a time multiplexed state machine for each copy of the digital span control unit. The state machine monitors framing alarm signals from its own copy as well as from the other copy of the digital span control unit. This circuitry detects whether the framing alarm signals for each copy are identically synchronized. If these framing alarm signals are not identically synchronized, then one copy of the circuitry executes a hold (wait) operation for the other copy of the circuit to perform its reframing operation. For non-error conditions, the wait places the two copies back in synchronization. This arrangement applies stringent checking criteria to framing and synchronization bits, which have been previously found, to insure that these bits are the correct ones. As a result, the duplex units are more likely to remain synchronized.
展开▼
